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Metallic source and drain ͑S/D͒ structured devices, called Schottky-barrier ͑SB͒ devices, have been researched for possible applications in the nanometer regime-as an alternative to conventional metal-oxide-semiconductor fieldeffect transistors ͑MOSFETs͒ based on a p-n junction-on the basis of their strong immunity to short-channel effects and adaptability to high-performance devices and high-speed memory devices. [1] [2] [3] [4] [5] [6] This structure is quite simple, and ultra shallow junctions can be formed easily and accurately with very low parasitic S/D resistance by controlling the deposited metal thickness and annealing temperature. We have demonstrated a 20 nm gate-length device as well as a the memory device based on a SB device by exploiting the advantages of this structure. 6, 7 Although the carrier injection mechanism from the S/D to the channel in SB devices has been intensively investigated for the on-state in previous researches, the leakage current mechanism in the off-state has seen relatively less study. Different from conventional devices, the barrier height can be modulated at the interface by changing the lineup between the metal Fermi level and the semiconductor Fermi level. The impact of the barrier height can therefore determine the carrier injection mechanisms: thermionic emission ͑TE͒ and tunneling ͑TU͒ associated with the gate ͑V gs ͒ and drain bias ͑V ds ͒ in the on-state as well as the off-state.
Here we focus on the details of the carrier injection mechanism according to the various bias conditions of the back and drain electrode. Specifically, a refined extraction method to extract effective SB height ͑SBH͒ is developed. By employment of the refined extraction method, the carrier injection mechanism is quantitatively analyzed for both the on-and off-state in SB devices.
We fabricated a simple p-channel SB MOSFET on a silicon-on-insulator ͑SOI͒ wafer. To form a metallic silicided S/D, platinum was deposited and then annealed in a furnace at 300°C for 30 min. The fabrication details of the SB device can be found elsewhere. 7 The drain current ͑I ds ͒ under proper S/D bias depends on the details of the potential profile along the semiconductor. If an arbitrary SBH exists between the metallic silicided S/D and channel, I ds can be modulated by the gate bias, which controls the barrier height and width. Thus, the portion of TE and TU components is accordingly changed. The transfer characteristic of the fabricated device is depicted in the inset of Fig. 1͑a͒ . In this experiment for analysis of the carrier injection characteristics, long-gate length ͑L g =2 m͒ and thin-body ͑t si =40 nm͒ devices were used in order to exclude other effects. To extract the effective SBH, Arrhenius-type plots are constructed under varying temperature for different V gs values to evaluate the transfer characteristic. In order to extract the effective SBH, TE ͓I ds ϳ T 2 exp͑−q⌽ B / k B T͔͒ was assumed. Hence, the average slope for the high temperature regime of the Arrhenius-type plot was determined by taking into account at least three different I ds values, i.e., three different temperatures. Figure 1͑a͒ shows the extracted effective SBH for different V ds including that of a previously reported pure SBH. 8 A clear linear relation in region ͑I͒ is observed up to an effective SBH of 0.22 eV. Decreasing ͉V gs ͉ in region ͑I͒ results in an increase of the effective SBH by the same amount. For better understanding, the simulated band bending in each region is also plotted in Fig. 1͑b͒ . For region ͑I͒, the valence band bends downward, and the effectively broadened barrier hinders injection of holes from the source. As a consequence there is no possibility for TU and thereby any change of V gs directly translates into a corresponding change of SBH, as delineated by TE theory. However, a negatively higher V gs than point ͑A͒, e.g., region ͑II͒, results in the reverse of band bending ͑upward bending͒ and decrement of an effective SBH smaller than 0.22 eV. This reveals that some parts of I ds arise from TU through the barriers. As a result, SBH is underestimated. It is important to identify this transition point between region ͑I͒ and ͑II͒ for determination of the pure SBH. In the case of region ͑III͒ at the off-state, i.e., the electron branch region in the p-channel device, the effective SBH is also reduced but each absolute slope varies different between V ds = −0.1 and Ϫ1 V. In the case of PtSi, the SBH for electrons is known to be 0.9 eV, considering the energy band gap of silicon ͑1.12 eV͒. This is fairly consistent with the measured peak value of SBH at V ds = −0.1 V, as shown in Fig. 1 , where the value of V ds = −0.1 V does not significantly lower the SBH by image force. It should be noted that the effective SBH becomes lower as V gs increases positively at region ͑III͒, especially at high V ds . This originates from the prevalence of electron injection by the back-TU from the drain side as a result of the underestimated SBH. The back-TU thereby tends to be dominant at the offstate leakage. Additionally, the absolute slope becomes steeper and the peak barrier height tends to be lowered as ͉V ds ͉ increases. Hence, this implies that a large ͉V ds ͉ can induce high TU probability due to narrowed TU width in the drain side. Consequently, the reduced peak barrier height can be extracted.
In order to validate this method, we compare two groups of devices: thin ͑Ϸ10 nm͒ versus thick ͑Ϸ50 nm͒ gate spacers. It is expected that as the spacer becomes thinner, it will be more effective in terms of controllability of SB at the interface between the source and channel. TU therefore becomes less important in the case of a thicker spacer, and the extracted SBH in the on-state is thereby close to the actual SBH of 0.22 eV for the hole branch. As a result, the TE limited current becomes dominant, as shown in Fig. 2 . The TE components by surmounted electrons from the drain side correspondingly become the major conduction mechanism even at the off-state, and consequently the leakage becomes insensitive to V gs . In order to justify this interpretation, we performed additional supporting experiments. An additional gate was implemented as a dummy-gate on the top of the spacer, as shown in inset of Fig. 2 . The dummy-gate can thus only control the electrostatics in the locally underlap area close to the source and drain edge while the main-gate screens electric field from the dummy-gate in remaining area. By exchanging the source/drain probing pad with each other, the electrostatics can be carefully and individually analyzed at the source-side or drain-side separately. If the underlap region near the source side is negatively biased via the dummy-gate, the extracted SBH is further decreased ͑good for high on-current͒ at the on-state and increased ͑attractive for low off-current͒ at the off-state. We therefore confirm that the controllability of the band profile at the gate edge is crucial to lower the SBH and enhance I ds in the on-state. It is also noteworthy that for the off-state, a high bias of the dummy-gate, e.g., Ϫ6 V, would widen the SB width in the spacer region, i.e., the region uncovered by the main-gate, irrespective of varying the main-gate biasing. This explains why the extracted SBH at the off-state is approximately flattened and very insensitive to V gs at ͉V dummy ͉ =−6 V.
The leakage current in the SB device arises from the electron back-TU from the drain side as discussed above and it becomes larger as the current path approaches the channel surface where the strength of reverse biased Schottky diode is the largest. In a conventional device, on the other hand, the leakage current path is far from the channel surface, and is therefore less effectively controlled by the gate field. This is a prominent difference in terms of the leakage path between the SB and conventional device. It is also worthwhile to track the dominant leakage path in the SB device. For this characterization, the effective SBH was extracted by varying the back-gate bias, V bs , as depicted in Fig. 3 . There are two distinctive points where the peak value of the extracted SBH and absolute slope to V gs are lowered together as ͉V bs ͉ increases at the off-state. According to the previous discussion, the leakage current, which is significantly dependent on V gs , is caused by the electron back-TU from the drain side. In contrast, the major leakage mechanism is switched from TU when V bs varies. The extracted SBH, which shows insensitivity to V bs , supports that the electron back-TU at the surface is no longer the main factor to induce the leakage current. This insensitivity to V gs becomes high in V bs =−9 V, and can invert the backside channel at the interface between the buried oxide and the silicon channel such that it becomes a p-channel. At this moment, the major path of the leakage current deviates from the front-side interface steering toward the backside interface where the channel potential is pinned by back-gate bias.
The results of a numerical simulation also support this model, as shown in Fig. 4 . As the back-channel is inverted to a p-channel, the barrier height, which is the sum of the intrinsic barrier height for holes ͑⌽ hole ͒ and the extrinsic barrier height due to the built-in potential ͑⌽ bt ͒, is reduced. Accordingly, the TE portion in holes from the source side increases. Correspondingly, the peak value of the extracted SBH is lowered as well.
In summary, the carrier injection mechanism of SB devices based on the extracted SBH was analyzed by quantifying the barrier height in SB devices. The results show that the main reason for the leakage current is electron back-TU from the drain to the channel. Moreover, it is also confirmed from the extracted SBH that the major mechanism of the leakage current is switched from TU of electrons to TE of holes as ͉V bs ͉ increases. 
